

United States Patent and Trademark Office

MMERCE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/015,434	12/13/2001	Bradley J. Howard	97-0008.01	7606
7590 12/05/2005			EXAMINER	
Richard D. Egan O'KEEFE, EGAN & PETERMAN Building C, Suite 200 1101 Capital of Texas Highway South			NGUYEN, KHIEM D	
			ART UNIT	PAPER NUMBER
			2823	
Austin, TX 78746			DATE MAILED: 12/05/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)
Office Action Summary		10/015,434	HOWARD, BRADLEY J.
		Examiner	Art Unit
		Khiem D. Nguyen	2823
Period fo	The MAILING DATE of this communication apport	pears on the cover sheet with the c	orrespondence address
A SH WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANSIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Operiod for reply is specified above, the maximum statutory period vere to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim will apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).
Status			
2a)⊠	Responsive to communication(s) filed on <u>26 Sec</u> This action is FINAL . 2b) This Since this application is in condition for allower closed in accordance with the practice under E	action is non-final.	
Dispositi	ion of Claims		
5)□ 6)⊠ 7)□ 8)□ Applicat i	Claim(s) 6,8-10,19,21-24,34-37 and 49-54 is/a 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 6,8-10,19,21-24,34-37 and 49-54 is/a Claim(s) is/are objected to. Claim(s) are subject to restriction and/or ion Papers The specification is objected to by the Examine The drawing(s) filed on 13 December 2001 is/a Applicant may not request that any objection to the	wn from consideration. re rejected. r election requirement. r. re: a)⊠ accepted or b)⊡ object	• •
	Replacement drawing sheet(s) including the correct		
11)	The oath or declaration is objected to by the Ex		
Priority ι	under 35 U.S.C. § 119		
a)l	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureausee the attached detailed Office action for a list	s have been received. s have been received in Application ity documents have been received (PCT Rule 17.2(a)).	on No ed in this National Stage
2) Notic 3) Inforr	t(s) se of References Cited (PTO-892) se of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -


- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 1. Claims 6 and 8-10 are rejected under 35 U.S.C. 102(e) as being anticipated by Naik et al. (U.S. Pub. 2003/0062627).

In re claim 6, Naik discloses a semiconductor device formed using a photo-definable layer (FIG. 4E: 408) in a positive mask scheme (page 3, paragraphs [0023]-[0024]), comprising (pages 5-6, paragraphs [0053]-:[0059] and FIGS. 1A-4J): a substrate (FIG. 4E: 400); at least one feature formed on the substrate by converting selected portion of a photo-definable layer to an insulative material through exposure to electro-magnetic radiation (FIG. 4E: 418) (page 5, paragraph [0055]) in a positive mask scheme and by using non-exposed portions (FIG. 4E: 424) (page 5, paragraph [0055]) of the photo-definable layer as a mask to form at least one feature (FIGS. 4G-J: 426, 430) (pages 5-6, paragraph [0058]); and an insulative layer formed on the substrate from the non-exposed portion (FIG. 4E: 424) of the photo-definable layer (FIG. 4E: 408) which remain after the positive mask scheme and are then subsequently converted to the

Application/Control Number: 10/015,434

Art Unit: 2823

insulative layer through exposure to further electro-magnetic radiation (FIG. 4E: 418) (page 5, paragraphs [0053]-[0057]).



In re claim 8, <u>Naik</u> discloses wherein the photo-definable layer comprises an organosilicon resist (page 5, paragraph [0053]).


In re claim 9, <u>Naik</u> discloses wherein the photo-definable layer comprises plasma polymerized methylsilane (PPMS) (page 5, paragraph [0053]).

In re claim 10, <u>Naik</u> discloses wherein the feature is part of a memory cell array (pages 5-6, paragraph [0058]).

 Claims 19 and 21-24 are rejected under 35 U.S.C. 102(e) as being anticipated by Naik et al. (U.S. Pub. 2003/0062627).

In re claim 19, <u>Naik</u> discloses a patterned insulative structure within a semiconductor device formed using a photo-definable layer (FIG. 4E: 408) in a positive mask scheme (page 3, paragraphs [0023]-[0024]), comprising (pages 5-6, paragraphs [0053]-[0059] and FIGS. 1A-4J): a substrate (FIG. 4E: 400); a patterned insulative layer

formed on the substrate by converting selected portion of a photo-definable layer to an insulative material through exposure to electro-magnetic radiation (FIG. 4E: 418) (page 5, paragraph [0055]) in a positive mask scheme and by using non-exposed portions (FIG. 4E: 424) (page 5, paragraph [0055]) of the photo-definable layer as a mask to form the patterned insulative layer wherein the insulative layer comprises an oxide layer and the non-exposed portions of the photo-definable layer are utilized to mask the oxide layer to form the patterned insulative layer (page 5, paragraph [0053]).



In re claim 21, <u>Naik</u> discloses wherein the photo-definable layer comprises an organosilicon resist (page 5, paragraph [0053]).

In re claim 22, <u>Naik</u> discloses wherein the photo-definable layer comprises plasma polymerized methylsilane (PPMS) (page 5, paragraph [0053]).


In re claim 23, <u>Naik</u> discloses wherein the insulative layer comprises a plurality of trench structures (FIGS. 4G-J: 426, 430) (pages 5-6, paragraph [0058]) within a memory cell array (pages 5-6, paragraph [0058]).

Art Unit: 2823


In re claim 24, <u>Naik</u> discloses wherein the patterned insulative layer comprises non-exposed portions (FIG. 4E: 424) of the photo-definable layer (FIG. 4E: 408) that were converted into additional insulative material after formation of the patterned insulative layer.

 Claims 34-37 are rejected under 35 U.S.C. 102(e) as being anticipated by Naik et al. (U.S. Pub. 2003/0062627).

In re claim 34, <u>Naik</u> discloses a conductive interconnect structure within a semiconductor device formed using a photo-definable layer, comprising (pages 5-6, paragraphs [0053]-[0059] and FIGS. 1A-4J): a substrate (FIG. 3H: 300); a first conductive layer (FIG. 3H: 302) over said substrate; an insulative layer (FIG. 3H: 316) over the conductive layer; and a second conductive layer (FIG. 3I: 324) formed within a desired portion of the insulative layer to create a conductive interconnect structure (FIGS. 3A-I: 310, 320) connected to the first conductive layer,



the second conductive layer being formed by converting selected portions of a photo-definable layer to an insulative material through exposure to electro-magnetic radiation (FIG. 4E: 418) (page 5, paragraph [0055]) in a positive mask scheme, by using non-exposed portions (FIG. 4E: 424) (page 5, paragraph [0055]) of said photo-definable layer as a mask to form a pattern within the insulative layer, and by using non-exposed portions of said photo-definable layer as a sacrificial mask in etching the second conductive layer (pages 4-5, paragraphs [0045]-[0051] and FIGS. 3A-I).




In re claim 35, <u>Naik</u> discloses wherein the photo-definable layer comprises an organosilicon resist (page 5, paragraph [0053]).

In re claim 36, <u>Naik</u> discloses wherein the photo-definable layer comprises plasma polymerized methylsilane (PPMS) (page 5, paragraph [0053]).

In re claim 37, <u>Naik</u> discloses wherein the substrate includes a plurality of transistor gage structures for a memory cell array (pages 5-6, paragraph [0058]).

4. Claims 49-54 are rejected under 35 U.S.C. 102(e) as being anticipated by Naik et al. (U.S. Pub. 2003/0062627).

In re claim 49, Naik discloses a pattern insulative structure within a semiconductor device using a photo-definable layer (FIG. 4E: 408) as a mask layer (page 3, paragraphs [0023]-[0024]), comprising (pages 5-6, paragraphs [0053]-:[0059] and FIGS. 1A-4J): a substrate (FIG. 4E: 400); and an insulative layer on the substrate formed by covering a photo-definable layer with a separate patterned organic photoresist, by convering unmasked portions of a photo-definable layer to an insulative material through exposure to electro-magnetic radiation (FIG. 4E: 418) (page 5, paragraph [0055]) and using non-exposed portions (FIG. 4E: 424) (page 5, paragraph [0055]) of the photo-definable layer and organic photoresist as a mask to form a pattern within the insulative layer (FIGS. 4G-J: 426, 430) (pages 5-6, paragraph [0058]).



In re claim 50, <u>Naik</u> discloses wherein the photo-definable layer comprises an organosilicon resist (page 5, paragraph [0053]).

In re claim 51, <u>Naik</u> discloses wherein the photo-definable layer comprises plasma polymerized methylsilane (PPMS) (page 5, paragraph [0053]).

Application/Control Number: 10/015,434

Art Unit: 2823

In re claim 52, <u>Naik</u> discloses wherein the insulative layer comprises an oxide layer (page 5, paragraph [0053]).

Page 8

In re claim 53, <u>Naik</u> discloses wherein the insulative layer comprises a plurality of trench structures (FIGS. 4G-J: 426, 430) (pages 5-6, paragraph [0058]) within a memory cell array (pages 5-6, paragraph [0058]).

In re claim 54, <u>Naik</u> discloses wherein the insulative layer comprises non-exposed portions (FIG. 4E: 424) of the photo-definable layer (FIG. 4E: 408) subsequently converted into additional insulative material.

Response to Applicant's Amendment and Arguments

Applicant's arguments filed 09/26/05 have been fully considered but they are not persuasive.

Applicant contends that the reference Naik et al. (U.S. Pub. 2003/0062627), herein known as Naik does not teach or suggest a positive mask scheme.

In response to Applicant's contention that Naik does not teach or suggest a positive mask scheme. Examiner respectfully submits that Naik teaches both negative and positive mask scheme. Although, as shown on page 5, paragraphs [0053]-[0058] and FIGS. 4A-J, Naik discloses that the unexposed regions 424 is removed. Naik, however, also discloses on page 6, paragraph [0059] that "the same structure may also be formed using a positive tone developing process. This process would employ a mask structure essentially opposite to that of the negative tone process i.e., no exposure in region 420, partial exposure in region 422 and full exposure of region 424.

Applicant further contend that Figure 4E of Naik is the original masking scheme and there is no "further" exposure "after the mask scheme."

In response to Applicant's further contention that Figure 4E of Naik is the original masking scheme and there is no "further" exposure "after the mask scheme." Examiner respectfully disagrees. Applicant is directed to page 5, paragraph [0053], where Naik discloses a sequence of exposures to converted the non-exposed portion of the photodefinable layer which remain after the mask scheme to an insulative layer. In addition, Naik discloses that the exposure step converted the photo-definable layer into PPMSO (page 5, paragraph [0053]-[0057]). This process is similar to that disclosed in Applicant's Specification on page 14, lines 9-17. Thus, the process as disclosed in Naik would obtain the recited results as in Applicant's claimed invention because the same materials are treated in the same manner as in the instant invention.

For these reasons, Examiner holds the rejection proper.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the

Application/Control Number: 10/015,434 Page 10

Art Unit: 2823

advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Khiem D. Nguyen whose telephone number is (571) 272-1865. The examiner can normally be reached on Monday-Friday (8:30 AM - 5:30 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew S. Smith can be reached on (571) 272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

K.N. November 30, 2005

> W. DAVID COLEMAN PRIMARY EXAMINER